09-12-2009, 05:30 PM
Abstract
"This paper presents a comparative study of implementation of a VLSI High speed parallel multiplier using the radix-4 Modified Booth Algorithm (MBA), Wallace tree structure and Dadda tree structure. The design is structured for an nxn multiplication. The MBA reduces the number of partial products or summands by using the Carry-Save Adder (CSA). The Wallace tree structure serves to compress the partial product terms by a ratio 3:2. The Dadda tree serves the same purpose with reduced hardware. To enhance the speed of operation, Carry Look-Ahead (CLA) adders are used which is independent of the number of bits of the two operands.Also implemented are combinations of dadda-booth and wallace-booth
Index Terms-Modified Booth Algorithm, Wallace tree, Dadda tree, Carry-save adder, Carry Look-Ahead adder.