Seminar Topics & Project Ideas On Computer Science Electronics Electrical Mechanical Engineering Civil MBA Medicine Nursing Science Physics Mathematics Chemistry ppt pdf doc presentation downloads and Abstract

Full Version: mixed signal microcontroller
You're currently viewing a stripped down version of our content. View the full version with proper formatting.
mixed signal microcontroller

[attachment=21161]

description
The Texas Instruments MSP430 family of ultralow
power microcontrollers consist of several devices
featuring different sets of peripherals targeted for
various applications. The architecture, combined
with five low power modes is optimized to achieve
extended battery life in portable measurement
applications. The device features a powerful
16-bit RISC CPU, 16-bit registers, and constant
generators that attribute to maximum code
efficiency. The digitally controlled oscillator (DCO)
allows wake-up from low-power modes to active
mode in less than 6μs.


short-form description CPU

The MSP430 CPU has a 16-bit RISC architecture
that is highly transparent to the application. All
operations, other than program-flow instructions,
are performed as register operations in
conjunction with seven addressing modes for
source operand and four addressing modes for
destination operand.
The CPU is integrated with 16 registers that
provide reduced instruction execution time. The
register-to-register operation execution time is
one cycle of the CPU clock.


operating modes
The MSP430 has one active mode and five software selectable low-power modes of operation. An interrupt
event can wake up the device from any of the five low-power modes, service the request and restore back to
the low-power mode on return from the interrupt program.
The following six operating modes can be configured by software:
 Active mode AM;
− All clocks are active
 Low-power mode 0 (LPM0);
− CPU is disabled
ACLK and SMCLK remain active. MCLK is disabled
 Low-power mode 1 (LPM1);
− CPU is disabled
ACLK and SMCLK remain active. MCLK is disabled
DCO’s dc-generator is disabled if DCO not used in active mode


special function registers
Most interrupt and module enable bits are collected into the lowest address space. Special function register bits
that are not allocated to a functional purpose are not physically present in the device. Simple software access
is provided with this arrangement.