Seminar Topics & Project Ideas On Computer Science Electronics Electrical Mechanical Engineering Civil MBA Medicine Nursing Science Physics Mathematics Chemistry ppt pdf doc presentation downloads and Abstract

[attachment=1177]
ARM partners will be able to differentiate and optimize ARM11 cores for power and performance, exploiting the characteristics of their own process technologies. The new microarchitecture is targeted at next-generation high-end portable and wireless applications, consumer, networking, and automotive applications. There are many features that will also make ARM11 processors highly suited to high-end embedded realtimeapplications, such as future networking and in-home entertainment products now require



History of RISC computers

First commercial RISC in 1985 by Acorn

First low-cost RISC-powered PC in 1987 by Acorn

ARM (joint venture of Acorn+Apple+VLSI) was established in Nov 1990

StrongARM (joint venture of ARM+Digital) established in 1998

Intel bought the license for StrongARM from ARM

ECG applicattion by bluetootrh data transmission

Superb Presentation there.

please ask in http://www.seminarprojectsnewthread.php?fid=29 for different topic other than ARM PROCESSOR, because this page only dedicated to ARM PROCESSOR.
...please co operated with us...

[attachment=7128]
ARM PROCESSORS

By,
NIMMI JAMES
S7 EC-A
ROLL NO:46

---

Brief history of ARM

Founded in 1990.
ARM -Advanced Risc Machines
32bit RISC processor from ARM Holdings.
ARM Holding is a joint venture between Acron computers, Apple computers and VLSI Technology

PRESENTED BY:
MAHIN BASHA SYED

---

[attachment=9269]
RISC CONCEPTS WITH ARM
cisc evolution
 THE ART OF PROCESSOR DESIGN IS TO DEFINE AN INSTRN SET THAT SUPPORTS FUNCTIONS
 WHAT SORT INSTRN SET MAKES A GOOD COMPILER TARGET
WHY DOES COMPILER NEEDED?
 THE SEMANTIC GAP BETWEEN A HIGH LEVEL LANGUAGE CONSTRUCT AND A MACHINE INSTRN IS BRIDGED BY COMPILER
COMPILER TARGET ?
 THE AIM OF PROCESSOR DESIGN SHOULD DEFINE HIS OR HER INSRTN SET TO BE GOOD COMPILER TARGET
 THIS LEDS TO THE CISC DEVELOPMEENT
 MINI COMPUTERS DEVELOPED WHICH HAS MAIN MEMORY CONTROLLED BY MICRO CODE ROMS WHICH ARE FASTER THAN MAIN MEMORY
 MINI COMPUTERS USES CISC
 IN 1970, MICRO PROCESSORS DEVEL0PED FASTLY IN SEMICONDUCTOR INDUSTRY BUT MICRO CODE ROM IS NEEDED FOR ALL COMPLEX ROUTINES
 CISC IS NOTHING BUT MP WITH MINICOMPUTER INSTRN SET
WHAT IS CISC ?
 CISC is an acronym for Complex Instruction Set Computer and are chips that are easy to program and which make efficient use of memory. Since the earliest machines were programmed in assembly language and memory was slow and expensive,
WHAT IS RISC ?
 RISC, or Reduced Instruction Set Computer. is a type of microprocessor architecture that utilizes a small, highly-optimized set of instructions, rather than a more specialized set of instructions often found in other types of architectures.

[attachment=10866]
History
 Started in 1983 as a project for Acorn Computers Ltd
 The original processor was an advanced MOS Technology 6502 (an 8-bit microprocessor designed by MOS Technology in 1975 considered the least expensive at the time
History
 ARM1
 Completed in 1985
 ARM2
 First “real” production systems
 32-bit data bus
 26-bit address space
 16 32-bit registers (one of these served as the program counter
 Only 30000 transistors
 Did not have microcode
 No cache
 Performed better than the 286
 4 million instructions per second
 ARM3
 Consisted of a 4kb cache
History
 In the late 1980’s Apple Computer started working with Acorn and the company became Advanced RISC Machines
 ARM6
 Apple used the ARM6-based ARM 610 as the basis for the Apple Newton PDA
History
 ARM6
 35000 transistors
 ARM7TDMI
 Most successful implementation
 DEC licensed this design and produced the StrongARM
 StrongARM
 233MHz
 Drew only 1 watt of power
 Took over by Intel in a lawsuit and since then Intel developed the XScale (found in products such as the Dell Axim)
History
 The following companies all licensed the basic ARM design for various uses
 Motorola
 IBM
 Texas Instruments
 Nintendo
 Philips
 VLSI
 Sharp
 Samsung
 Uses
 Hard-drives
 Mobile phones
 Routers
 Calculators
 Toys
 Accounts for over 75% of embedded CPU’s
Introduction to ARM
 RISC design
 Most of the instructions can be executed in one clock cycle
 Low power consumption (no heat sinks or fans required)
 Easy to program
 Allows for pipelining
 Thumb
 NEON
 Jazelle
Registers
 16 registers (R0 to R15
 R13 – used for stack operations
 R14 – used for the link register (used for storing return addresses in the construction of sub routines
 R15 – the program counter
ARM Assembly
MODE 28 :REM If you have an A310 etc. try MODE 15
DIM mcode% 1024 :REM This line reserves 1024 bytes of memory REM which start at position mcode%
P%=mcode% :REM P% is a reserved variable which acts as a pointer
REM while assembling the code
REM we wish the code to start at mcode%
[ :REM Note this is the square bracket (to the right
REM of the P key).
REM This tells BASIC to enter the ARM assembler, all REM commands from now are in ARM assembler.
ADD R0,R1,R2 :REM Our ARM code instruction MOV PC,R14
:REM This instruction copies the value in R14 (link
REM register contains the return address to return to
REM BASIC) into the program counter hence
REM jumping to the next BASIC line after running
REM our ARM code program.
] :REM Leave the ARM code assembler and return to BASIC.
ARM Assembly
INPUT"Enter an integer value "B%
INPUT"Enter another integer value"C%
REM These two lines therefore will give their values to R1 and R2.
A%=USR(mcode%) :REM This line runs the ARM code starting
REM at mcode%
REM (our assembled code) returning the
REM value in R0 to BASIC.
PRINT"The answer is ";A% :REM Print the answer. END
ARM Assembly
MODE28
DIM mcode% 1024
P%=mcode%
[
ADD R0,R1,R2
MOV PC,R14
]
INPUT"Enter an integer value "B%
INPUT"Enter another integer value"C%
A%=USR(mcode%)
PRINT"The answer is ";A%
END
Listing
 00008FD8
 00008FD8 E0810002 ADD R0,R1,R2
 00008FDC 1A0F00E MOV PC,R14

please send me a report of arm

to get information about the topic ARM PROCESSOR full report ,ppt and related topic refer the link bellow

https://seminarproject.net/Thread-arm-pr...ull-report

https://seminarproject.net/Thread-arm-pr...r-students

https://seminarproject.net/Thread-arm-pr...ort?page=2

https://seminarproject.net/Thread-arm-pr...lectronics

https://seminarproject.net/Thread-arm-pr...r-tutorial

https://seminarproject.net/Thread-arm-pr...2#pid51212

---

please mail me full report on arm processor my mail is ncsbalaji[at]gmail.com

to get information about the topic ARM PROCESSOR full report ,ppt and related topic refer the link bellow

https://seminarproject.net/Thread-arm-pr...ull-report

https://seminarproject.net/Thread-arm-pr...r-students

https://seminarproject.net/Thread-arm-pr...ort?page=2

https://seminarproject.net/Thread-arm-pr...lectronics

https://seminarproject.net/Thread-arm-pr...r-tutorial

https://seminarproject.net/Thread-arm-pr...2#pid51212

---

ARM PROCESSOR full report


The ARM is a 32-bit reduced instruction set computer (RISC) instruction set architecture (ISA) developed by ARM Holdings. It was known as the Advanced RISC Machine, and before that as the Acorn RISC Machine. The ARM architecture is the most widely used 32-bit ISA in terms of numbers produced. .
A processor architecture initially developed by Advanced RISC Machines, Ltd, and used extensively today in consumer electronic devices such as mobile phones, multimedia players, pocket calculators and personal digital assistants. ..
The brains of the iPhone. Also known as the Advanced RISC Machine processor, ARM was used in the Newton, as well as in the Game Boy Advance, mobile phones from Sony Ericsson, Nokia phones such as the N95, and most recently, the iPhone

ADVATAGES

Besides performance improvement, some advantages of RISC and related design improvements are:
• A new microprocessor can be developed and tested more quickly if one of its aims is to be less complicated.
• Operating system and application programmers who use the microprocessor's instructions will find it easier to develop code with a smaller instruction set.
• The simplicity of RISC allows more freedom to choose how to use the space on a microprocessor.
• Higher-level language compilers produce more efficient code than formerly because they have always tended to use the smaller set of instructions to be found in a RISC computer.

PIPELINING

In computers, a pipeline is the continuous and somewhat overlapped movement ofinstruction to the processor or in the arithmetic steps taken by the processor to perform an instruction. Pipelining is the use of a pipeline. Without a pipeline, a computer processor gets the first instruction from memory, performs the operation it calls for, and then goes to get the next instruction from memory, and so forth. While fetching (getting) the instruction, the arithmetic part of the processor is idle. It must wait until it gets the
next instruction. With pipelining, the computer architecture allows the next instructions to be fetched while the processor is performing arithmetic operations, holding them in a buffer close to the processor until each instruction operation can be performed. The staging of instruction fetching is continuous. The result is an increase in the number of instructions that can be performed during a given time period.
Pipelining is sometimes compared to a manufacturing assembly line in which different parts of a product are being assembled at the same time although ultimately there may be some parts that have to be assembled before others are. Even if there is some sequential dependency, the overall process can take advantage of those operations that can proceed concurrently. Computer processor pipelining is sometimes divided into an instruction pipeline and an arithmetic pipeline. The instruction pipeline represents the stages in which an instruction is moved through the processor, including its being fetched, perhaps buffered, and then executed. The arithmetic pipeline represents the parts of an arithmetic operation that can be broken down and overlapped as they are performed.

ARM PROCESSOR


[attachment=22121]


B and BL 


Usage
The B instruction causes a branch to label.
The BL instruction copies the address of the next instruction into r14 (lr, the linkregister), and causes a branch to label.


BX


Branch and exchange instruction set
Syntax
BX{cond} Rm
cond is an optional condition code
Rm is an ARM register containing the address to branch
Bit 0 of Rm is not used as part of the address.
If bit 0 of Rm is set, the instruction sets the T flag in the CPSR, and thecode at the destination is interpreted as Thumb code.
If bit 0 of Rm is clear, bit 1 must not be set.


SWITCHING to THUMB


To call thumb routine from arm routine, core has to change state
-by changing T bit in CPSR
-using BX and BLX instruction

BX R0
BLX R0
Enters thumb state if bit 0 of Rm is set to binary 1 otherwise it enters arm state.

hi frnds i'm shabab and i want ARM 7 report file send me if any body has my mail is shababkhan04[at]gmail.com

sir i am interested in ARM processor .please send me the abstract and full seminar report on ARM processor to my mail gundaramdivya[at]gmail.com please send me the report as soon as possible


G.S divya sree