Seminar Topics & Project Ideas On Computer Science Electronics Electrical Mechanical Engineering Civil MBA Medicine Nursing Science Physics Mathematics Chemistry ppt pdf doc presentation downloads and Abstract

Full Version: INTRODUCATION TO ARM PROCESSOR Report
You're currently viewing a stripped down version of our content. View the full version with proper formatting.
INTRODUCATION TO ARM PROCESSOR



[attachment=48061]

ABSTRACT

The ARM processor is a 32-bit RISC processor, meaning it is built using the reduced instruction set computer (RISC) instruction set architecture (ISA). ARM processors are microprocessors and are widely used in many of the mobile phones sold each year, as many as 98% of mobile phones. They are also used in personal digital assistants (PDA), digital media and music layers, hand-held gaming systems, calculators, and even computer hard drives.
The first ARM processor-based computer was the Acorn Archimedes, released in 1987. Apple Computer became involved with helping to improve the ARM technology in the late 1980s, with their work resulting in the ARM6 technology in 1992. Later, Acorn used the ARM6-based ARM 610 processor in their Risc PC computers in 1994. Today, the ARM architecture is licensed for use by many companies, including Apple, Cirrus Logic, Intel, LG, Microsoft, NEC, Nintendo, Nvidia, Sony, Samsung, Sharp, Texas Instruments, Yamaha, and many more. The latest developed ARM processor families include ARM11 and Cortex. ARM processors capable of 64-bit processing are currently in development. The advantage of RISC is in the simplicity (in terms of processor resource consumption) of the instructions and processing time. Each instruction takes only single clock cycle. Overall power consumption is very less. Due to this fast response, low power consumption and coding flexibility, RISC architecture is highly suitable for embedded systems. However there is one drawback with RISC, that is the instruction set code is longer and takes more memory. This issue is no more a concern with the growth in the memory technology.

FEATURES OF ARM:

There are 37 registers of 32 bit wide in this processor core. 16 registers are available for the programmer.
--It's pipeline architecture; that is 3 instructions are processed simultaneously at 3 different stages.
--The bus architecture is of Von Neumann type where single 32-bit data bus carry both instructions and data.
--The data-types can be of 8 bit /16 bit/32 bit wide.
--Processor can run on seven different modes based on the application requirement.
--Has built in 32x8 multiplier and a 32 bit barrel shifter (both needed much for DSP functionality)
--This processor can also execute another instruction set called THUMB state (16 bit) to give the programmer an option to use this processor like CISC processor. The total instruction set can be tidier and takes less memory space.

OPERATION MODE:

ARM operates in six different modes as followings:
1. User Mode: Use for normal operation.
2. IRQ Mode: This Interrupt mode is designed for handling interrupt operations.
3. Supervisory Mode: Used by operating system.
4. FIQ Mode: Fast Interrupt mode.
5. Undefined Mode: When an undefined instruction executed.
6. Abort Mode: This mode indicates that current memory access cannot be completed, such as when data is not in memory and processor require more time to access disk and transfer block of data to memory.

ARM REGISTER :

ARM7 has 31 general registers and 6 status registers. At user mode only 16 registers and one Program Status Register (PSR) are available to programmers. The registers are labeled R0 through R15. R15 is used for program counter and R14 is used for link register.Each register is 32 bits in size. The registers are roughly divided into:
30 General Purpose Registers: Only 15 GPRs are visible any one time depending on the mode of operation and are numbered R0-R12, Stack Pointer and Link Register. While the stack pointer is essentially used by the compliers like those of C/C++, its use as any other GPR is deprecated. Link register stores return addresses in subroutines or exceptions depending on the mode of operation.